

Rear
LVS ↑
←

(LdFmt)	→	(LdMode)
		(POR)
(DataStb)	→	0
		0 LateStb
		0 OutStb
minus	→	0 Digit
DecChar(3)	→	0 ClrMode
LF	→	0 comma
(AddrEq)	→	0 Din(4)
		0 Din(3)
		0 Din(2)
		0 Din(1)
		0 WordB
		0 NRFDEn
		0 IncSkip

Blanking	→	0 DACData(0)
DACstb(2)	→	0 DACData(1)
DACstb(1)	→	0 DACData(2)
DACstb(0)	→	0 DACData(3)
OutStb	→	0 LateStb
Digit	→	0 Minus
DecChar(3)	→	0 ClrMode
comma	→	0 LF
Din(4)	→	0
Din(3)	→	0 (EOCycle)
Din(2)	→	0
Din(1)	→	0 (IncAddr)
WordB	→	0 (RAMWr)
NRFDEn	→	0 (StartCycle)
IncSkip	→	0 (DlyEOT)


(LLO)	→	0 Scale
		0 (HndSkEn)
		0 BIP
		0 FPscale
DigitSel(1)	→	0 Add5
DigitSel(2)	→	0 ClrSkip
DigitSel(0)	→	0 Digit(3)
Remote	→	0 FPRst
skip	→	0 FPAdd5
(DDAV)	→	0 FPBIP
(D3DAV)	→	0 ListenLight
(D2DAV)	→	0 RemLight
(D4DAV)	→	0 LocalSw
+5V	→	0 +5V
Gnd	→	0 Gnd

clkIn	→	0
clkOut	→	0 DACsign
BIP	→	0
Add5	→	0 Scale
		0
ClrSkip	→	0
Digit(3)	→	0
		0
Skip	→	0 (RAMEn)
(NZ)	→	0
(DigitOK)	→	0
(Stb)	→	0 FPFOrce(3)
(CommaJound)	→	0 FPFOrce(2)
+5V	→	0 +5V
Gnd	→	0 Gnd


HPIB
PCB

Data PCB

MP59303




DAC PCB




Frontpanel PCB


Front
↑→Top




HP1B Connector PCB
→ HP1B PCB




93L14
4-bit Latch



9324
5-bit Comparator




74L93
Not as '93




96L02
Dual Monostable

Rear
LHS





(Rear)




(Front)


Backplane connectors




HP1B Connector PCB




HP1B Termination







59303-60001

HP59303 HP1B PCB Sheet 3






Rear
LHS









(Rear)





(Front)


Backplane Connectors


















Theory of DAC combination

HP59303


DAC consists of 3 R-2R ladders, 1 for each decade.

Output impedance of each DAC = $50k\Omega$. They are combined as shown on DAC PCB diagram sheet (2). So, representing each DAC as a voltage source in series with $50k\Omega$, the combination is equivalent to:




Using the superposition principle:


for V_2 :



for V_1 :



for V_0 :



so $I = I_0 + I_1 + I_2 = 0.000947 (V_0 + 10V_1 + 100V_2) \text{ mA}$



$V = 50 \cdot I = 0.00474 (V_0 + 10V_1 + 100V_2)$

$V_{Ref} = 10.36V$

DAC set to 999 \rightarrow DAC output (at pin 3 of U1, say) = $\frac{V_{Ref} \cdot 999 \cdot 0.00474}{16} = 3.07V$


At TP (+) $\rightarrow \approx 2 \times \text{DAC output} = 6.14V$

AE output $\rightarrow \approx 6.14 \times \frac{161}{100} \approx 9.9V$




00000000	X	X	0
00000000	X	X	0
00000000	X	-	X
00000000	X	-	X
00000000	-	X	-
00000000	-	X	-


(X = contact closed)
(- = contact open)




0V to 9.99V (Normal)	-	-	-	-	-	-
0V to 9.99V (offset)	-	-	-	-	-	-
-9.99V to +9.99V (+/-)	-	-	-	-	-	-
+9.99V Ref	X	X	X	X	X	X
0.00V Ref	X	X	X	X	X	X
-9.99V Ref	X	X	X	X	X	X



(X = contact closed)
(- = contact open)









DAC PCB




Data PCB




Rear (Rear)


Front (Front)



HP1B PCB



(Rear)



J1
(To HP1B PCB)

